A Flexible UMTS-WiMax Turbo Decoder Architecture
نویسندگان
چکیده
منابع مشابه
A Flexible LDPC/Turbo Decoder Architecture
Low-density parity-check (LDPC) codes and convolutional Turbo codes are two of the most powerful error correcting codes that are widely used in modern communication systems. In a multi-mode baseband receiver, both LDPC and Turbo decoders may be required. However, the different decoding approaches for LDPC and Turbo codes usually lead to different hardware architectures. In this paper we propose...
متن کاملA Low Complexity Block Turbo Decoder Architecture
We present a low-complexity architecture designed for the decoding of block turbo codes. In particular we simplify the implementation of Pyndiah’s algorithm by not memorizing any of the concurrent codewords generated by the Chase search.
متن کاملVlsi Implementation of WiMAX Convolutional Turbo Code Encoder and Decoder
Porto, the institutional repository of the Politecnico di Torino, is provided by the University Library and the IT-Services. The aim is to enable open access to all the world. Please share with us how this access benefits you. Your story matters. A VLSI encoder and decoder implementation for the IEEE 802.16 WiMax convolutional turbo code is presented. Architectural choices employed to achieve h...
متن کاملParallel VLSI architecture for MAP turbo decoder
Turbo codes achieve performance near the Shannon limit. Standard sequential VLSI implementation of turbo decoding requires many iterations and incurs a long latency, which cannot be tolerated in some applications. A novel parallel VLSI architecture for turbo decoding is described, comprising multiple SISO elements, operating jointly on one turbo coded block, and a new parallel interleaver. Late...
متن کاملDesign of a Transport Triggered Architecture Processor for Flexible Iterative Turbo Decoder
In order to meet the requirement of high data rates for the next generation wireless systems, the efficient implementation of receiver algorithms is essential. On the other hand, the rapid development of technology motivates the investigation of programmable implementations. This paper summarizes the design of a programmable turbo decoder as an applicationspecific instruction-set processor (ASI...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEE Transactions on Circuits and Systems II: Express Briefs
سال: 2008
ISSN: 1549-7747,1558-3791
DOI: 10.1109/tcsii.2008.919510